

COLD START

krok by krok
tick by tick przy look
at iscn code. na przykladzie
diagnostyki tut.
test cpu 030



```
login: root
Password:
Last login: Tue Feb 9 10:30:11 from convext
Feb 9 10:35:39 trainc240 login: ROOT LOGIN console
root@trainc240# w
 10:35am up 1:59, 1 user, load average: 0.07, 0.05, 0.03
User      tty      login@  idle   JCPU   PCPU   what
root     console  10:35am                w
root@trainc240# shutdown -h now
Shutdown at 10:35 (in 0 minutes) [pid 508]
```

*** FINAL System shutdown message from root@trainc240 ***

System going down IMMEDIATELY

```
System shutdown time has arrived
root@trainc240# Feb 9 10:35:52 trainc240 syslogd: exiting on signal 15
[CPU01010:36:05] syncing disks...
[CPU01010:36:05] done
[CPU01010:36:05] halting in tight loop; type "sysreset" to halt
/mnt/os/boot: 119 Terminated
```

Cleaning up SPU processes...

```
(spu) > sysreset -12
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
(spu) > mminit zerowanie kompletne pamieci
mminit: revision 5.1 (Mon Apr 27 11:43:52 1992)
mminit: using PCM from /mnt/boot_db
mminit: initializing PI, CU, and SP PCMs: 0:00:08
```

Main memory size: 134217728 bytes - 131072 K - 128 Meg

pair allocated 16 meg PCM blocks, from a system perspective

```
0      0      1      2      3
1      64     65     66     67
2
3
```

```
mminit: interleave set to 16-way
mminit: using CPU 0 to initialize memory: 0:00:09
mminit: memory initialization complete
(spu) > dshell
```

opisane w pc - jcpurep
iscn chemp
glan - hang
mng - fu-mngware
orbitor det - dump-wing
gate - mnt; mem-ser
memory - mnt; mem-ser
OUTPUT xbar - dump-rod-ol
dfw - asp func

CONVEX DIAGNOSTIC SHELL

: test cpu4030

cpu4030.t: unable to determine software revision


```

38 002b1000-002b1fff 1 wrapu_4030 dffff000
39 002b2000-002b2fff 1 wrapu_4030 fffff000
40 002b3000-002b3fff 1 wrapl_4030 a0000000
41 002b4000-002b4fff 1 wrapl_4030 c0000000
42 002b5000-002b5fff 1 wrapl_4030 e0000000
---- 23fd6000-23fe9fff 1 pte2 NA
---- 23fea000-23feafff 1 pte1 NA
---- 23feb000-23ffefff 0 pte2 NA
---- 23fff000-23ffffff 0 pte1 NA
Subtest 1 CPU:0 0:00:02 passed
          CPU:1 0:00:00 passed
Subte 0:00:01

```

^C MENU

```

Enter: 0 to continue test
       1 to abort test
       2 to abort subtest
       3 to abort and pause at end of current subtest

```

> 1
Test 'cpu4030.t' aborted
: q
(spu) > mm *rozkaż 2 spu - rezulta opisano w Maintenance boot czenie*

```

mm: revision 5.1 (Mon Apr 27 11:43:52 1992)
mm: address mode = PHYSICAL
mm(00,00): s log

```

cir, tid
Current sdrs:

```

sdr[0]=23ffffe10 sdr[1]=23ffffc10 sdr[2]=23ffffa10 sdr[3]=23ffff810
sdr[4]=23ffff610 sdr[5]=23ffff410 sdr[6]=23ffff210 sdr[7]=23ffff010
mm(00,00): !cpureg ogladamy zawartosc rejestrow cpu.

```

```

Register dump for cpu: 0
a0: 00001000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 00012140 psw: 000000c0
a2: 00000005 s2: 00000000 00000001 t2: 00000000 ipc: 000
a3: 00000003 s3: ffffffff ffffffff t3: 00000002 ccr: 680000
a4: 00000004 s4: 00000000 00000000 t4: 00000019 cir: 0 tid: 00
a5: 00000002 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000001 s6: a9a082a8 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000007 s7: 00000000 00000006 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

```

Register dump for cpu: 1
a0: 0b2a8eb4 s0: 00000000 00000000 t0: 003ffff8 pc: 00000000
a1: 00000000 s1: 00000000 ffffffff t1: 003fe000 psw: 000000c0
a2: 00000005 s2: 00080a24 00000053 t2: 00000ff8 ipc: 000
a3: 00000003 s3: 00000000 00000021 t3: 00000000 ccr: 000000
a4: 00000004 s4: 00000000 000000fc t4: 0000001b cir: 0 tid: 00
a5: 00000002 s5: 00000000 00000001 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000001 s6: 00000000 8000c86e t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000007 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0
mm(00,00): c 1

```

Zmiana CR0 na CR4
Current sdrs: *ten SDR*

```

sdr[0]=23feae10 sdr[1]=23feac10 sdr[2]=23feaa10 sdr[3]=23fea810
sdr[4]=23fea610 sdr[5]=23fea410 sdr[6]=23fea210 sdr[7]=23fea010
mm(01,00): c 0

```

Current sdrs:

```

sdr[0]=23ffffe10 sdr[1]=23ffffc10 sdr[2]=23ffffa10 sdr[3]=23ffff810
sdr[4]=23ffff610 sdr[5]=23ffff410 sdr[6]=23ffff210 sdr[7]=23ffff010
mm(00,00): i 120d0,15 i-include wyjeta od tego adresu 15instr.
0x000120d0 ld.w #0x55555555,a1

```

```

0x000120d6 1d.w #0xaaaaaaaa,a2
0x000120dc 1d.w #0xffff,a3
0x000120e0 1d.w #0xe0000000,a4
0x000120e6 1d.w #0x77777777,a5
0x000120ec 1d.w #0x99999999,a6
0x000120f2 1d.w #0x66666666,a7
0x000120f8 1d.w #0xaaaaaaaa,a1
0x000120fe 1d.w #0x55555555,a2
0x00012104 1d.w #0x0,a3
0x00012106 1d.w #0x11111111,a4
0x0001210c 1d.w #0x88888888,a5
0x00012112 1d.w #0x66666666,a6
0x00012118 1d.w #0x99999999,a7
0x0001211e 1d.h #0x0,a1
0x00012120 1d.h #0x1,a2
0x00012122 1d.h #0x2,a3
0x00012124 1d.h #0x3,a4
0x00012126 1d.h #0x4,a5
0x00012128 1d.h #0x5,a6
0x0001212a 1d.h #0x6,a7

```

11 - opcode
C1 - register select 5555 - done *registers*

40₁₆ = 64₁₀

mm(00,00):d 120d0,40 *wyświect 40 bajtow from adres 120d0*

```

000120d0 11 c1 55 55 55 55 11 c2 aa aa aa aa 11 83 ff ff ..UUUU..
000120e0 11 c4 ee ee ee ee 11 c5 77 77 77 77 11 c6 99 99 .....WWW...
000120f0 99 99 11 c7 66 66 66 66 11 c1 aa aa aa aa 11 c2 ....ffff
00012100 55 55 55 55 44 c3 11 c4 11 11 11 11 11 c5 88 88 UUUUD...

```

```

mm(00,00):q
(spu) > cd /hw/cputest
(spu) > cpureg

```

```

Register dump for cpu: 0
a0: 00001000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 00012140 psw: 000000c0
a2: 00000005 s2: 00000000 00000001 t2: 00000000 ipc: 000
a3: 00000003 s3: ffffffff ffffffff t3: 00000002 ccr: 680000
a4: 00000004 s4: 00000000 00000000 t4: 00000019 cir: 0 tid: 00
a5: 00000002 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000001 s6: a9a082a8 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000007 s7: 00000000 00000006 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

```

Register dump for cpu: 1
a0: 0b2a8eb4 s0: 00000000 00000000 t0: 003ffff8 pc: 00000000
a1: 00000000 s1: 00000000 ffffffff t1: 003fe000 psw: 000000c0
a2: 00000005 s2: 00080a24 00000053 t2: 00000ff8 ipc: 000
a3: 00000003 s3: 00000000 00000021 t3: 00000000 ccr: 000000
a4: 00000004 s4: 00000000 000000fc t4: 0000001b cir: 0 tid: 00
a5: 00000002 s5: 00000000 00000001 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000001 s6: 00000000 8000c86e t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000007 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

```

(spu) > sysreset
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)
(spu) > cpureg

```

```

Register dump for cpu: 0
a0: 00001000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 00012140 psw: 000000c0
a2: 00000005 s2: 00000000 00000001 t2: 00000000 ipc: 000
a3: 00000003 s3: ffffffff ffffffff t3: 00000002 ccr: 000000
a4: 00000004 s4: 00000000 00000000 t4: 00000019 cir: 0 tid: 00
a5: 00000002 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000001 s6: a9a082a8 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000007 s7: 00000000 00000006 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

```

Register dump for cpu: 1

```

5

```

a0: 0b2a8eb4 s0: 00000000 00000000 t0: 003ffff8 pc: 00000000
a1: 00000000 s1: 00000000 ffffffff t1: 003fe000 psw: 000000c0
a2: 00000005 s2: 00080a24 00000053 t2: 00000ff8 ipc: 000
a3: 00000003 s3: 00000000 00000021 t3: 00000000 ccr: 000000
a4: 00000004 s4: 00000000 000000fc t4: 0000001b cir: 0 tid: 00
a5: 00000002 s5: 00000000 00000001 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000001 s6: 00000000 8000c86e t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000007 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0
(spu) > cpureg -i 0 zapisanie do rejestrów procesora zer except PSW ma jakąś wartość

```

```

Register dump for cpu: 0
a0: 00000000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 00000000 psw: 000000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000000 ipc: 000
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 000000
a4: 00000000 s4: 00000000 00000000 t4: 00000000 cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 00000000 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 00000000 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 00000000 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

```

Register dump for cpu: 1
a0: 00000000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 00000000 psw: 000000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000000 ipc: 000
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 000000
a4: 00000000 s4: 00000000 00000000 t4: 00000000 cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 00000000 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 00000000 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 00000000 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0
(spu) > cpureg -i ffffffff zapisanie jedynek do rejestrów procesora zer wcale nie zapisujemy samych jedynek

```

```

Register dump for cpu: 0
a0: a0a0a0a0 s0: b0b0b0b0 c0c0c0c0 t0: d0d0d0d0 pc: 00000000
a1: a1a1a1a1 s1: b1b1b1b1 c1c1c1c1 t1: d1d1d1d1 psw: 000000c0
a2: a2a2a2a2 s2: b2b2b2b2 c2c2c2c2 t2: d2d2d2d2 ipc: 000
a3: a3a3a3a3 s3: b3b3b3b3 c3c3c3c3 t3: d3d3d3d3 ccr: 000000
a4: a4a4a4a4 s4: b4b4b4b4 c4c4c4c4 t4: d4d4d4d4 cir: 0 tid: 00
a5: a5a5a5a5 s5: b5b5b5b5 c5c5c5c5 t5: d5d5d5d5 vl: 00 vs: 00000000
a6: a6a6a6a6 s6: b6b6b6b6 c6c6c6c6 t6: d6d6d6d6 vm_u: 00000000 00000000
a7: a7a7a7a7 s7: b7b7b7b7 c7c7c7c7 t7: d7d7d7d7 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

```

Register dump for cpu: 1
a0: a0a0a0a0 s0: b0b0b0b0 c0c0c0c0 t0: d0d0d0d0 pc: 00000000
a1: a1a1a1a1 s1: b1b1b1b1 c1c1c1c1 t1: d1d1d1d1 psw: 000000c0
a2: a2a2a2a2 s2: b2b2b2b2 c2c2c2c2 t2: d2d2d2d2 ipc: 000
a3: a3a3a3a3 s3: b3b3b3b3 c3c3c3c3 t3: d3d3d3d3 ccr: 000000
a4: a4a4a4a4 s4: b4b4b4b4 c4c4c4c4 t4: d4d4d4d4 cir: 0 tid: 00
a5: a5a5a5a5 s5: b5b5b5b5 c5c5c5c5 t5: d5d5d5d5 vl: 00 vs: 00000000
a6: a6a6a6a6 s6: b6b6b6b6 c6c6c6c6 t6: d6d6d6d6 vm_u: 00000000 00000000
a7: a7a7a7a7 s7: b7b7b7b7 c7c7c7c7 t7: d7d7d7d7 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0
(spu) > cpureg -i a5a5a5a5 duio lepsze jest to podanie i późnój odwołanie i przekonamy się czy nie ma przekształcenia

```

```

Register dump for cpu: 0
a0: a5a5a5a5 s0: a5a5a5a5 a5a5a5a5 t0: a5a5a5a5 pc: 00000000
a1: a5a5a5a5 s1: a5a5a5a5 a5a5a5a5 t1: a5a5a5a5 psw: 000000c0
a2: a5a5a5a5 s2: a5a5a5a5 a5a5a5a5 t2: a5a5a5a5 ipc: 000
a3: a5a5a5a5 s3: a5a5a5a5 a5a5a5a5 t3: a5a5a5a5 ccr: 000000
a4: a5a5a5a5 s4: a5a5a5a5 a5a5a5a5 t4: a5a5a5a5 cir: 0 tid: 00
a5: a5a5a5a5 s5: a5a5a5a5 a5a5a5a5 t5: a5a5a5a5 vl: 00 vs: 00000000
a6: a5a5a5a5 s6: a5a5a5a5 a5a5a5a5 t6: a5a5a5a5 vm_u: 00000000 00000000
a7: a5a5a5a5 s7: a5a5a5a5 a5a5a5a5 t7: a5a5a5a5 vm_l: 00000000 00000000

```

bo 5 1010
2 0101

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 IUN: 0

Register dump for cpu: 1

a0: a5a5a5a5 s0: a5a5a5a5 a5a5a5a5 t0: a5a5a5a5 pc: 00000000
a1: a5a5a5a5 s1: a5a5a5a5 a5a5a5a5 t1: a5a5a5a5 psw: 000000c0
a2: a5a5a5a5 s2: a5a5a5a5 a5a5a5a5 t2: a5a5a5a5 ipc: 000
a3: a5a5a5a5 s3: a5a5a5a5 a5a5a5a5 t3: a5a5a5a5 ccr: 000000
a4: a5a5a5a5 s4: a5a5a5a5 a5a5a5a5 t4: a5a5a5a5 cir: 0 tid: 00
a5: a5a5a5a5 s5: a5a5a5a5 a5a5a5a5 t5: a5a5a5a5 vl: 00 vs: 00000000
a6: a5a5a5a5 s6: a5a5a5a5 a5a5a5a5 t6: a5a5a5a5 vm_u: 00000000 00000000
a7: a5a5a5a5 s7: a5a5a5a5 a5a5a5a5 t7: a5a5a5a5 vm_l: 00000000 00000000

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

(spu) > cpureg -i 5a5a5a5a

Register dump for cpu: 0

a0: 5a5a5a5a s0: 5a5a5a5a 5a5a5a5a t0: 5a5a5a5a pc: 00000000
a1: 5a5a5a5a s1: 5a5a5a5a 5a5a5a5a t1: 5a5a5a5a psw: 000000c0
a2: 5a5a5a5a s2: 5a5a5a5a 5a5a5a5a t2: 5a5a5a5a ipc: 000
a3: 5a5a5a5a s3: 5a5a5a5a 5a5a5a5a t3: 5a5a5a5a ccr: 000000
a4: 5a5a5a5a s4: 5a5a5a5a 5a5a5a5a t4: 5a5a5a5a cir: 0 tid: 00
a5: 5a5a5a5a s5: 5a5a5a5a 5a5a5a5a t5: 5a5a5a5a vl: 00 vs: 00000000
a6: 5a5a5a5a s6: 5a5a5a5a 5a5a5a5a t6: 5a5a5a5a vm_u: 00000000 00000000
a7: 5a5a5a5a s7: 5a5a5a5a 5a5a5a5a t7: 5a5a5a5a vm_l: 00000000 00000000

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

Register dump for cpu: 1

↑ widac w porownieniu z poprzednim i czy zapis prawidłowy do rejestrow zmusita sig kopiesc a5 -> 5a ok.

a0: 5a5a5a5a s0: 5a5a5a5a 5a5a5a5a t0: 5a5a5a5a pc: 00000000
a1: 5a5a5a5a s1: 5a5a5a5a 5a5a5a5a t1: 5a5a5a5a psw: 000000c0
a2: 5a5a5a5a s2: 5a5a5a5a 5a5a5a5a t2: 5a5a5a5a ipc: 000
a3: 5a5a5a5a s3: 5a5a5a5a 5a5a5a5a t3: 5a5a5a5a ccr: 000000
a4: 5a5a5a5a s4: 5a5a5a5a 5a5a5a5a t4: 5a5a5a5a cir: 0 tid: 00
a5: 5a5a5a5a s5: 5a5a5a5a 5a5a5a5a t5: 5a5a5a5a vl: 00 vs: 00000000
a6: 5a5a5a5a s6: 5a5a5a5a 5a5a5a5a t6: 5a5a5a5a vm_u: 00000000 00000000
a7: 5a5a5a5a s7: 5a5a5a5a 5a5a5a5a t7: 5a5a5a5a vm_l: 00000000 00000000

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

(spu) > cpureg -i 0

zerowanie rej. cpu za wystawen psw all tscznie z pc

Register dump for cpu: 0

a0: 00000000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 00000000 psw: 000000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000000 ipc: 000
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 000000
a4: 00000000 s4: 00000000 00000000 t4: 00000000 cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 00000000 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 00000000 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 00000000 vm_l: 00000000 00000000

-> tylko to zostaje!

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

Register dump for cpu: 1

a0: 00000000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 00000000 psw: 000000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000000 ipc: 000
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 000000
a4: 00000000 s4: 00000000 00000000 t4: 00000000 cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 00000000 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 00000000 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 00000000 vm_l: 00000000 00000000

global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

(spu) > iscn sys

iscn: revision 5.1 (Mon Apr 27 11:43:51 1992)

Initializing the symbol table for 1000 entries
Initializing pcode space to 4000 locations
Initializing p-machine stack to 1000 locations
Including sys

Verify flag is now on
Including: /hw/cputest/halt_off

Log_char returning EOF
Including: /hw/cputest/asp_func

Log_char returning EOF
Including: /hw/cputest/load

Log_char returning EOF
Including: /hw/cputest/clock

Log_char returning EOF
Including: /hw/cputest/hard

Display hard error state of cpu with hard (head #)
Default Head [:900]:

Log_char returning EOF
Including: /hw/cputest/tipr

Log_char returning EOF
Default Head 1

Before Executing load (addr), TYPE !sysreset

Log_char returning EOF
iscn68==>:900=1 PROCESOR NR 1

iscn68==>!sysreset
sysreset: revision 5.1 (Mon Apr 27 11:43:53 1992)

Hit <CR> to continue

iscn68==>!cpureg -c 1

Register dump for cpu: 1

a0: 00000000	s0: 00000000	00000000	t0: 00000000	pc: 00000000
a1: 00000000	s1: 00000000	00000000	t1: 00000000	psw: 000000c0
a2: 00000000	s2: 00000000	00000000	t2: 00000000	ipc: 000
a3: 00000000	s3: 00000000	00000000	t3: 00000000	ccr: 000000
a4: 00000000	s4: 00000000	00000000	t4: 00000000	cir: 0 tid: 00
a5: 00000000	s5: 00000000	00000000	t5: 00000000	vl: 00 vs: 00000000
a6: 00000000	s6: 00000000	00000000	t6: 00000000	vm_u: 00000000 00000000
a7: 00000000	s7: 00000000	00000000	t7: 00000000	vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0				

Hit <CR> to continue

iscn68==>load 120d0 *rotadowienie do pc adresu (force coldstart to start)*
pc = 120d0 *adres rotadowiet z odpow. syst.*
iscn68==>!cpureg -c 1

Register dump for cpu: 1

a0: 00000000	s0: 00000000	00000000	t0: 00000000	pc: 00000000
a1: 00000000	s1: 00000000	00000000	t1: 000120d0 <i>du</i>	psw: 000000c0
a2: 00000000	s2: 00000000	00000000	t2: 00000000	ipc: 000
a3: 00000000	s3: 00000000	00000000	t3: 00000000	ccr: 680040
a4: 00000000	s4: 00000000	00000000	t4: 00000000	cir: 0 tid: 00
a5: 00000000	s5: 00000000	00000000	t5: 00000000 <i>ok</i>	vl: 00 vs: 00000000
a6: 00000000	s6: 00000000	00000000	t6: 00000000	vm_u: 00000000 00000000
a7: 00000000	s7: 00000000	00000000	t7: 00000000	vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0				

Hit <LK> to continue

```
iscn68==>t
pc=00000000 ipc=040 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=04e ep=000 ui=f head 1
iscn68==>!cpureg -c 1
```

Register dump for cpu: 1

```
a0: 00000000 s0: 00000000 00000000 t0: 00000000 pc: 00000000
a1: 00000000 s1: 00000000 00000000 t1: 000120d0 psw: 000000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000000 ipc: 04e
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 680040
a4: 00000000 s4: 00000000 00000000 t4: 00000000 cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 00000000 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 00000000 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0
```

Hit <CR> to continue

```
iscn68==>t ipr
80
```

*przypiera to be close to end of coldstart
← wie deleko do konca*

```
iscn68==>t 1
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=080 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=081 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=068 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=069 ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06a ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06b ep=000 ui=f head 1
iscn68==>t ^
pc=00000000 ipc=06c ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06d ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=06e ep=000 ui=f head 1
iscn68==>t
pc=00000000 ipc=070 ep=000 ui=f head 1
iscn68==>t v
pc=00000000 ipc=071 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=c00 ep=000 ui=0 head 1
iscn68==>!cpureg -c 1
```

*2 rejTS na AS przez dfw g Amy
adres rotadowy do
PC na IP.*

Register dump for cpu: 1

```
a0: 00000000 s0: 00000000 00000000 t0: 003ffff8 pc: 000120d0
a1: 00000000 s1: 00000000 00000000 t1: 003fe000 psw: 000000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000ff8 ipc: c00
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 600000
a4: 00000000 s4: 00000000 00000000 t4: 0000001b cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
```

*pc = t5 ok
Przejdźta
nie ma zer
ok*

Hit <CR> to continue

```
iscn68==>t
pc=000120d0 ipc=c00 ep=000 ui=0 head 1
iscn68==>t
pc=000120d0 ipc=c00 ep=000 ui=0 head 1
iscn68==>in "hang"
```

Including: hang *took at glA1 dla proc 0*

Display hang state of the cpu with hang (head #)

Default Head [:900]:

Log_char returning EOF

```
iscn68==>hang 1 dla proc 1
hang
```

Cpu 1

```
IPP: (pc) (ba) (na) ja as_pend vp_pend inst_rdy
      000120d0 00000000 000120d8 000120d0 0 0 0
      la la_maxed pur_state
      000120e0 0 5
```

next adres dowyk.


```
ASP: ipc upc ui_valid ui_lvl_1 ip_inh mem_idle fu_busy vc_idle
      c00 c01 0 0 0 0 0 0 1
```

```
SFU: vl vs vg_busy1 vg_dbusy1 vg_vlc vg_dvlc vg_qmop vg_qsiz
      00 00000000 0 0 ff 0 0 0
      mmqempty vl_rdy_as vl_rdy_vc vmq_ptr vpq_ptr
      1 0 0 0 0
```

```
DCU: qreq qfault qlab_full qrd_cyc qwr_cyca qex_cyc qlal
      1 1 1 1 0 1 000120d0 to samo OK
```

```
VPC: (disp) ip_disp (ep) ul_active_1 ul_uia ua_active ua_uia um_active um_uia
      0 0 000 0 000 0 000 0 000 0 000
      lbd_state dlp_state os_state_reg vmo_state_reg
      0 0 0 0
```

```
iscn68==>t
pc=000120d0 ipc=011 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=110 ep=000 ui=f head 1
iscn68==> t 15
pc=000120d0 ipc=114 ep=000 ui=f head 1
iscn68==>in "fu_mmqueue"
```



to oznacza, ze program tutaj idzie do Programu PTE MISS

Including: fu_mmqueue

Message: Dump mmqueue with dump_mmq (head #)

Log_char returning EOF

```
iscn68==>dump_mmq 1
```

MMQUEUE	Head 1	POP	part	qinh	MOx_EN	MEx_EN	CU
NUM		q qq qqq	2	sxv	3 2 1 0	3 2 1 0	EN
ITEMS	_qpush empty full						

o	loc	or	bd	qa	qal	req	full	op	mmq	cu	mxv	inh						
k	ptr	#	01	<<3	<<3	01*	sz	rot	unit	rtn	upd	rdy	vm	act	en	dual	ust	
	wp->	2																
N	qw->	2	11	0d0	000120d0	11	3	0	2	IP	0f	T7	1	1	1	0	0	0
N	rp->	2	00	f90	003fff90	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N	qr->	2	00	f90	003fff90	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		1	11	0d0	0ad6b0d0	01	2	4	3	ASn	0f	T7	1	1	1	0	0	0
N		0	00	0d0	0ad6b0d0	01	2	4	3	ASn	0f	T7	1	1	1	0	0	0
N		f	11	ff8	003ffff8	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		e	11	ff0	003ffff0	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		d	11	fe8	003ffffe8	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		c	11	fe0	003ffffe0	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		b	11	fd8	003ffffd8	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		a	11	fd0	003ffffd0	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		9	11	fc8	003ffffc8	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		8	11	fc0	003ffffc0	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		7	00	fb8	003ffffb8	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		6	00	fb0	003ffffb0	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		5	00	fa8	003ffffa8	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		4	00	fa0	003ffffa0	11	3	0	2	IP	08	T0	1	1	1	0	0	0
N		3	00	f98	003ffff98	11	3	0	2	IP	08	T0	1	1	1	0	0	0

NOT VALID
iscn68==>in "asp_func"

Including: asp_func
Log_char returning EOF

iscn68==>ga
ASP DFW Gate Array Dump Head 1

DFW:	ureg_u	ureg_l	ureg_par	dcreg_u	dcreg_l	dcreg_par		
	fffffff	fffffff	ff	00000000	00000000	ff		
sreg0_u	00000000	00000000	ff	00000000	00000000	ff		
u.[8]	u.[7]	u.[6]	u.[5]	u.[4]	u.[3]	u.[2]	u.[1]	u.[0]
ff	ff	ff	ff	ff	ff	ff	ff	ff
dc.[8]	dc.[7]	dc.[6]	dc.[5]	dc.[4]	dc.[3]	dc.[2]	dc.[1]	dc.[0]
ff	00	00	00	00	00	00	00	00
s1.[8]	s1.[7]	s1.[6]	s1.[5]	s1.[4]	s1.[3]	s1.[2]	s1.[1]	s1.[0]
ff	00	00	00	00	00	00	00	00
s0.[8]	s0.[7]	s0.[6]	s0.[5]	s0.[4]	s0.[3]	s0.[2]	s0.[1]	s0.[0]
ff	00	00	00	00	00	00	00	00

iscn68==>t 15
pc=00012104 ipc=c23 ep=093 ui=f head 1
iscn68==>t
pc=000120d0 ipc=118 ep=000 ui=f head 1
iscn68==>t
pc=000120d0 ipc=011 ep=000 ui=0 head 1
iscn68==>ga

ASP DFW Gate Array Dump Head 1

FW:	ureg_u	ureg_l	ureg_par	dcreg_u	dcreg_l	dcreg_par		
	fffffff	fffffff	ff	00000000	00000000	ff		
sreg0_u	00000000	00000000	ff	00000000	00000000	ff		
u.[8]	u.[7]	u.[6]	u.[5]	u.[4]	u.[3]	u.[2]	u.[1]	u.[0]
ff	ff	ff	ff	ff	ff	ff	ff	ff
dc.[8]	dc.[7]	dc.[6]	dc.[5]	dc.[4]	dc.[3]	dc.[2]	dc.[1]	dc.[0]

par. ok
odd
out = odd
=> moze sprawdzic rozpoznanie czy
maszyna dobrze robi parity
stowo
deje
w niep
NOT VALID => ok Bo Address winowaz biala jufizyng
2 wyjście PTE

```

ff      00      00      00      00      00      00      00      00
s1.[8]  s1.[7]  s1.[6]  s1.[5]  s1.[4]  s1.[3]  s1.[2]  s1.[1]  s1.[0]
ff      00      00      00      00      00      00      00      00
s0.[8]  s0.[7]  s0.[6]  s0.[5]  s0.[4]  s0.[3]  s0.[2]  s0.[1]  s0.[0]
ff      00      00      00      00      00      00      00      00

```

```

iscn68==>mm
mm: revision 5.1 (Mon Apr 27 11:43:52 1992)
mm:address mode = PHYSICAL
mm(00,00):= log

```

Current sdrs:

```

sdr[0]=23ffffe10 sdr[1]=23ffffc10 sdr[2]=23ffffa10 sdr[3]=23ffff810
sdr[4]=23ffff610 sdr[5]=23ffff410 sdr[6]=23ffff210 sdr[7]=23ffff010
mm(00,00):d 120d0,40
000120d0 11 c1 55 55 55 55 11 c2 aa aa aa aa 11 83 ff ff ..UUUU.. .....
000120e0 11 c4 ee ee ee ee 11 c5 77 77 77 77 11 c6 99 99 ..... WWWWWW....
000120f0 99 99 11 c7 66 66 66 66 11 c1 aa aa aa aa 11 c2 ....ffff .....
00012100 55 55 55 55 44 c3 11 c4 11 11 11 11 11 c5 88 88 UUUUD... .....
mm(00,00):g

```

Hit <CR> to continue

```
iscn68==>in "mcm_func"
```

Including: mcm_func

Type howto_mcm_func for information using these scripts.

Message: Dump win queue with dump_win_q(mcm)
 where mcm is the slot number to be dumped.

Message: Dump read queue with dump_rd_q(port,mcm)
 where port is the port to be dumped
 and mcm is the slot number to be dumped.

Message: Display xbar rd/wr pointers with xbar_ptr (port,mcm)

Message: Decode mcm errors with mcm_err().

Log_char returning EOF

```
iscn68==>dump_rd_q 1,0
-- XBAR read queue contents for port B of MCM[0] --
```

rd_ptr	wr_ptr	rd_par	rd_dat
2	3	f	fffffff (current)
2	3	f	fffffff (after 1 clock)
1	3	4	23ffe01f
80	3	f	fffffff
40	3	f	fffffff
20	3	f	fffffff
10	3	f	fffffff
8	3	f	fffffff
4	3	f	fffffff

ok

```
rcnt = 0 dcnt = 0
```

```
iscn68==>dump_rd_q 1,1
-- XBAR read queue contents for port B of MCM[1] --
```

rd_ptr	wr_ptr	rd_par	rd_dat
1	1	f	fffffff (current)
1	1	f	fffffff (after 1 clock)
80	1	f	fffffff

ok

11

```

40      1      +      ++++++++
20      1      f      ffffffff
10      1      f      ffffffff
8       1      f      ffffffff
4       1      f      ffffffff
2       1      f      ffffffff

```

```
rcnt = 0      dcnt = 0
```

```

iscn68==>t
pc=000120d0  ipc=c00  ep=000  ui=0  head 1
iscn68==>ga
ASP          DFW Gate Array Dump          Head 1

```

```

-----
DFW:  ureg_u      ureg_l      ureg_par      dcreg_u      dcreg_l      dcreg_par
      ffffffff  d/c  ffffffff      ff      00000000      00000000      ff
sreg0_u      sreg0_l      sreg0_par      sreg1_u      sreg1_l      sreg1_par
00000000      00000000      ff      00000000      00000000      ff

```

```

u.[8]  u.[7]  u.[6]  u.[5]  u.[4]  u.[3]  u.[2]  u.[1]  u.[0]
ff      ff      ff      ff      ff      ff      ff      ff      ff
dc.[8]  dc.[7]  dc.[6]  dc.[5]  dc.[4]  dc.[3]  dc.[2]  dc.[1]  dc.[0]
ff      00      00      00      00      00      00      00      00
s1.[8]  s1.[7]  s1.[6]  s1.[5]  s1.[4]  s1.[3]  s1.[2]  s1.[1]  s1.[0]
ff      00      00      00      00      00      00      00      00
s0.[8]  s0.[7]  s0.[6]  s0.[5]  s0.[4]  s0.[3]  s0.[2]  s0.[1]  s0.[0]
ff      00      00      00      00      00      00      00      00

```

```

iscn68==>dump_rd_q 1,0
-- XBAR read queue contents for port B of MCM[0] --

```

```

rd_ptr  wr_ptr  rd_par  rd_dat
2       3       f      ffffffff (current)
2       3       f      ffffffff (after 1 clock)
1       3       4      23ffe01f
80      3       f      ffffffff
40      3       f      ffffffff
20      3       f      ffffffff
10      3       f      ffffffff
8       3       f      ffffffff
4       3       f      ffffffff

```

```
rcnt = 0      dcnt = 0
```

```

iscn68==>dump_rd_q 1,1
-- XBAR read queue contents for port B of MCM[1] --

```

```

rd_ptr  wr_ptr  rd_par  rd_dat
1       1       f      ffffffff (current)
1       1       f      ffffffff (after 1 clock)
80      1       f      ffffffff
40      1       f      ffffffff
20      1       f      ffffffff
10      1       f      ffffffff
8       1       f      ffffffff
4       1       f      ffffffff
2       1       f      ffffffff

```

```
rcnt = 0      dcnt = 0
```

```
iscn68==>in "mcm_scr"
```

```
Including: mcm_scr
```

DESCRIPTION: Fixes problems that occur because the screens for mcm's and mcm3's are different. mcm_scr has been automated to bring up the appropriate error screen depending on the type of memory boards installed. A good choice for mixed memory systems.


```

s
m
v
m rd_par rd_dat rd_ptr wr_ptr
m rdy ov_cycle ov_bank ov_row ov_adr ov_zone ov_wr_par ov_wr_dat
v
s
m
v
s
m req cycle bank row adr zone wr_par wr_dat
m board port check
v 0 1 0

```

↑
ok

```

iscn68==>t
pc=000120d0 ipc=c00 ep=000 ui=0 head 1
iscn68==>ga
ASP DFW Gate Array Dump Head 1

```

```

DFW:  ureg_u      ureg_l      ureg_par      dcreg_u      dcreg_l      dcreg_par
      ffffffff 2/c ffffffff      ff      00000000      00000000      ff
sreg0_u      sreg0_l      sreg0_par      sreg1_u      sreg1_l      sreg1_par
00000000      00000000      ff      00000000      00000000      ff

u.[8] u.[7] u.[6] u.[5] u.[4] u.[3] u.[2] u.[1] u.[0]
ff    ff    ff    ff    ff    ff    ff    ff    ff
dc.[8] dc.[7] dc.[6] dc.[5] dc.[4] dc.[3] dc.[2] dc.[1] dc.[0]
ff    00    00    00    00    00    00    00    00
s1.[8] s1.[7] s1.[6] s1.[5] s1.[4] s1.[3] s1.[2] s1.[1] s1.[0]
ff    00    00    00    00    00    00    00    00
s0.[8] s0.[7] s0.[6] s0.[5] s0.[4] s0.[3] s0.[2] s0.[1] s0.[0]
ff    00    00    00    00    00    00    00    00

```

```

iscn68==>dump_rd_q 1,0
-- XBAR read queue contents for port B of MCM[0] --
rd_ptr  wr_ptr  rd_par  rd_dat
  2      3      f      ffffffff (current)
  2      3      f      ffffffff (after 1 clock)
  1      3      4      23ffe01f
  80     3      f      ffffffff
  40     3      f      ffffffff
  20     3      f      ffffffff
  10     3      f      ffffffff
  8      3      f      ffffffff
  4      3      f      ffffffff

```

rcnt = 0 dcnt = 0

```

iscn68==>dump_rd_q 1,1
-- XBAR read queue contents for port B of MCM[1] --
rd_ptr  wr_ptr  rd_par  rd_dat
  1      1      f      ffffffff (current)
  1      1      f      ffffffff (after 1 clock)
  80     1      f      ffffffff
  40     1      f      ffffffff
  20     1      f      ffffffff
  10     1      f      ffffffff
  8      1      f      ffffffff
  4      1      f      ffffffff
  2      1      f      ffffffff

```

rcnt = 0 dcnt = 0

```

iscn68==>t
pc=000120d0 ipc=c00 ep=000 ui=0 head 1
iscn68==>ga

```

iscn68==>ga

ASP

DFW Gate Array Dump

Head 1

```
DFW:   ureg_u      ureg_l      ureg_par      dcreg_u      dcreg_l      dcreg_par
       ffffffff      ffffffff      ff            00000000      00000000      ff
sreg0_u sreg0_l sreg0_par sreg1_u sreg1_l sreg1_par
00000000 00000000 ff 00000000 00000000 ff
```

```
u.[8] u.[7] u.[6] u.[5] u.[4] u.[3] u.[2] u.[1] u.[0]
ff ff ff ff ff ff ff ff
dc.[8] dc.[7] dc.[6] dc.[5] dc.[4] dc.[3] dc.[2] dc.[1] dc.[0]
ff 00 00 00 00 00 00 00 00
s1.[8] s1.[7] s1.[6] s1.[5] s1.[4] s1.[3] s1.[2] s1.[1] s1.[0]
ff 00 00 00 00 00 00 00 00
s0.[8] s0.[7] s0.[6] s0.[5] s0.[4] s0.[3] s0.[2] s0.[1] s0.[0]
ff 00 00 00 00 00 00 00 00
```

iscn68==>t 10

pc=000120d0 ipc=c00 ep=000 ui=0 head 1

iscn68==>ga

ASP

DFW Gate Array Dump

Head 1

```
DFW:   ureg_u      ureg_l      ureg_par      dcreg_u      dcreg_l      dcreg_par
       ffffffff tle ffffffff      ff            00000000      00000000      ff
sreg0_u sreg0_l sreg0_par sreg1_u sreg1_l sreg1_par
00000000 00000000 ff 00000000 00000000 ff
```

```
u.[8] u.[7] u.[6] u.[5] u.[4] u.[3] u.[2] u.[1] u.[0]
ff ff ff ff ff ff ff ff
dc.[8] dc.[7] dc.[6] dc.[5] dc.[4] dc.[3] dc.[2] dc.[1] dc.[0]
ff 00 00 00 00 00 00 00 00
s1.[8] s1.[7] s1.[6] s1.[5] s1.[4] s1.[3] s1.[2] s1.[1] s1.[0]
ff 00 00 00 00 00 00 00 00
s0.[8] s0.[7] s0.[6] s0.[5] s0.[4] s0.[3] s0.[2] s0.[1] s0.[0]
ff 00 00 00 00 00 00 00 00
```

iscn68==>ga

ASP

DFW Gate Array Dump

Head 1

```
DFW:   ureg_u      ureg_l      ureg_par      dcreg_u      dcreg_l      dcreg_par
       11c15555 ok 555511c2      be            00000000      00000000      ff
sreg0_u sreg0_l sreg0_par sreg1_u sreg1_l sreg1_par
00000000 00000000 ff 00000000 00000000 ff
```

```
u.[8] u.[7] u.[6] u.[5] u.[4] u.[3] u.[2] u.[1] u.[0]
be 41 7d 00 be 00 3c 01 fe
dc.[8] dc.[7] dc.[6] dc.[5] dc.[4] dc.[3] dc.[2] dc.[1] dc.[0]
ff 00 00 00 00 00 00 00 00
s1.[8] s1.[7] s1.[6] s1.[5] s1.[4] s1.[3] s1.[2] s1.[1] s1.[0]
ff 00 00 00 00 00 00 00 00
s0.[8] s0.[7] s0.[6] s0.[5] s0.[4] s0.[3] s0.[2] s0.[1] s0.[0]
ff 00 00 00 00 00 00 00 00
```

iscn68==>dump_rd_q 1,0

-- XBAR read queue contents for port B of MCM[0] --

```
rd_ptr  wr_ptr  rd_par  rd_dat
  2      3      f      ffffffff (current)
  2      3      f      ffffffff (after 1 clock)
  1      3      4      23ffe01f
 80      3      f      ffffffff
 40      3      f      ffffffff
 20      3      f      ffffffff
 10      3      f      ffffffff
 8       3      f      ffffffff
 4       3      f      ffffffff
```

rcnt = 0 dcnt = 0

iscn68==>dump_rd_q 1,1

-- XBAR read queue contents for port B of MCM[1] --

rd_ptr	wr_ptr	rd_par	rd_dat	
1	1	f	ffffffff	(current)
1	1	f	ffffffff	(after 1 clock)
80	1	f	ffffffff	
40	1	f	ffffffff	
20	1	f	ffffffff	
10	1	f	ffffffff	
8	1	f	ffffffff	
4	1	f	ffffffff	
2	1	f	ffffffff	

rcnt = 0 dcnt = 0

iscn68==>dump_rd_q 1,2

-- XBAR read queue contents for port B of MCM[2] --

rd_ptr	wr_ptr	rd_par	rd_dat	
4	f	b	11c15555	(current)
8	e	f	aaaaaaaa	(after 1 clock)
4	e	f	aaaaaaaa	
2	e	b	11c15555	
1	e	8	20801f	
80	e	f	ffffffff	
40	e	f	ffffffff	
20	e	f	ffffffff	
10	e	f	ffffffff	

OK. data was move.

rcnt = 2 dcnt = 1

iscn68==>ga

ASP DFW Gate Array Dump Head 1

DFW:	ureg_u	ureg_l	ureg_par	dcreg_u	dcreg_l	dcreg_par
	11c15555	OK 555511c2	* be	00000000	00000000	ff
	sreg0_u	sreg0_l	sreg0_par	sreg1_u	sreg1_l	sreg1_par
	00000000	00000000	ff	00000000	00000000	ff

u.[8]	u.[7]	u.[6]	u.[5]	u.[4]	u.[3]	u.[2]	u.[1]	u.[0]
be	41	7d	00	be	00	3c	01	fe
dc.[8]	dc.[7]	dc.[6]	dc.[5]	dc.[4]	dc.[3]	dc.[2]	dc.[1]	dc.[0]
ff	00	00	00	00	00	00	00	00
s1.[8]	s1.[7]	s1.[6]	s1.[5]	s1.[4]	s1.[3]	s1.[2]	s1.[1]	s1.[0]
ff	00	00	00	00	00	00	00	00
s0.[8]	s0.[7]	s0.[6]	s0.[5]	s0.[4]	s0.[3]	s0.[2]	s0.[1]	s0.[0]
ff	00	00	00	00	00	00	00	00

iscn68==>in "ipp_func"

Including: ipp_func

To print the mdat reg. use m_dat <head #>

To read Icache use rd_ic <start addr>,<end addr>

Write Icache wr_ic <wr addr>,<hw0>,<hw1>,<hw2>,<hw3>

IPP hang state use ipp_hang <head #>

Log_char returning EOF

iscn68==>m_dat 1 ie a data latch on IP 2 jego parity in data latch is the same
m_dat0= 11c1 m_par0= 1 0 m_dat1= 5555 * m_par1= 1 1

? tytko tam czuj wyzer
↓ a tutaj 2 dwiok arbitrow
podajac je to to samo
o tym wie logic

m_dat2= 5555 m_par2= 1 1 m_dat3= 11c2 m_par3= 1 0

iscn68==>rd_ic 120d0,120e0 *W Icadu notking*

	inst_0	inst_1	inst_2	inst_3	err	tag	stat	a	b
000120d0 =	0000 2 0	0000 2 0	0000 2 0	0000 2 0	MISS	0000	001ff	0005	0 0
	-- Lookahead --				MISS	0	001ff	0 0	
000120d8 =	0000 2 0	0000 2 0	0000 2 0	0000 2 0	MISS	0000	001ff	0005	0 0
	-- Lookahead --				MISS	0	001ff	0 0	
000120e0 =	0000 2 0	0000 2 0	0000 2 0	0000 2 0	MISS	0000	001ff	0005	0 0
	-- Lookahead --				MISS	0	001ff	0 0	

iscn68==>t

pc=000120d0 ipc=c00 ep=000 ui=0 head 1

iscn68==>rd_ic 120d0,120e0

	inst_0	inst_1	inst_2	inst_3	err	tag	stat	a	b
000120d0 =	11c1 3 0	5555 1 0	5555 1 0	11c2 3 0	HIT	0000	00009	0005	1 0
	-- Lookahead --				HIT	0	00009	1 0	
000120d8 =	0000 2 0	0000 2 0	0000 2 0	0000 2 0	MISS	0000	001ff	0005	0 0
	-- Lookahead --				MISS	0	001ff	0 0	
000120e0 =	0000 2 0	0000 2 0	0000 2 0	0000 2 0	MISS	0000	001ff	0005	0 0
	-- Lookahead --				MISS	0	001ff	0 0	

iscn68==>t

pc=000120d0 ipc=c00 ep=023 ui=0 head 1

iscn68==>t

pc=000120d6 ipc=c23 ep=023 ui=f head 1

iscn68==>!cpureg -c 1

Register dump for cpu: 1

```

a0: 00000000 s0: 00000000 00000000 t0: 003ffff8 pc: 000120d6
a1: 00000000 s1: 00000000 00000000 t1: 003fe000 psw: 000000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000ff8 ipc: c23
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 600000
a4: 00000000 s4: 00000000 00000000 t4: 0000001b cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

Hit <CR> to continue

iscn68==>t

pc=000120dc ipc=c23 ep=023 ui=f head 1

iscn68==>!cpureg -c 1

Register dump for cpu: 1

```

a0: 00000000 s0: 00000000 00000000 t0: 003ffff8 pc: 000120dc
a1: 55555555 s1: 00000000 00000000 t1: 003fe000 psw: 000000c0
a2: 00000000 s2: 00000000 00000000 t2: 00000ff8 ipc: c23
a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 600000
a4: 00000000 s4: 00000000 00000000 t4: 0000001b cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

```

Hit <CR> to continue

iscn68==>t

pc=000120e0 ipc=c23 ep=023 ui=f head 1

iscn68==>!cpureg -c 1

Register dump for cpu: 1

```

a0: 00000000 s0: 00000000 00000000 t0: 003ffff8 pc: 000120e0
a1: 55555555 s1: 00000000 00000000 t1: 003fe000 psw: 000000c0
a2: aaaaaaaaaa s2: 00000000 00000000 t2: 00000ff8 ipc: c23

```

a3: 00000000 s3: 00000000 00000000 t3: 00000000 ccr: 6000000
a4: 00000000 s4: 00000000 00000000 t4: 0000001b cir: 0 tid: 00
a5: 00000000 s5: 00000000 00000000 t5: 000120d0 vl: 00 vs: 00000000
a6: 00000000 s6: 00000000 00000000 t6: 0ad6bad7 vm_u: 00000000 00000000
a7: 00000000 s7: 00000000 00000000 t7: 0ad4bad5 vm_l: 00000000 00000000
global_int_enab: 00 local_int_enab: ff int_mode: 00 target_CPU: 0 ION: 0

Hit <CR> to continue

iscn68==>q